Phase locked loop basics an introduction to phase locked loops phase locked loops pll circuits are used for frequency control. Each of these applications demands different characteristics but they all use the same basic circuit concept. This can be limited either by the phase detector or the vco frequency range. The operation of this circuit is typical of all phase locked loops. Oct 16, 2020 phase locked loop pll is a technique which has contributed significantly toward the technology advancement in communication and motor servo control systems in the past 30 years.
Frequency synthesizer, tv, demodulators, clock recovery circuits, multipliers, etc. Since phase and frequency are related, its easy to go back and forth. The text can be used as a theoretical introduction for graduate students or, when used with matlab simulation software, the book becomes a virtual laboratory for working professionals who want to improve their understanding of the design process and apply it to the demands of specific. They can be configured as frequency multipliers, demodulators, tracking generators or clock recovery circuits. With a fixedpoint pll simulator, figures of merit such as lock time, lock range, and pullin range are determined for typical signaltonoise ratio snr levels 15. In figure 2 there is a negative feedback control loop operating in the frequency domain.
The origins of dlls can be traced to a paper published in 1961 1. Performance is important phase noise can limit wireless transceiver performancejitter can be a problem for digital processors the standard analog pll implementation is problematic in many applicationsanalog building blocks on a mostly digital chip pose design and verification challenges. Phase detector 1 is used in applications that require zero frequency and phase difference at lock. Perrott 2 why are digital phaselocked loops interesting.
Phaselock basics is a broadbased, handson text, designed to be both easy to understand and easy to customize. The design procedure is based on the analogy between a typeii secondorder analog pll and an alldigital pll. Phase locked loops can be used, for example, to generate stable output high frequency. A dual phase lock in, such as the sr830, has two psds, with reference oscillators 90 apart, and can measure x, y and r directly.
Frequency synthesis by phase lock, second edition, offers complete coverage that includes both normal control system design and effects that occur due to sampling when bandwidths are pushed. The output of the phase detector is the input of the voltagecontrolled oscillator vco and the output of the vco is connected to one of the inputs of a phase detector which is shown below in the basic block diagram. The input signal is a sinusoid or at least contains a sinusoid, perhaps with other signal. Use the phase comparator block x to keep red vco doing exactly what the incoming signal is doing. A dual phase lock in has two psds with reference oscillators 90 apart, and can measure x, y and r directly. There are several types ranging from digital to analogue mixer and more. Lock basics wiley online books wiley online library. Phase locked loops an overview sciencedirect topics. A negative feedback control system basic components.
Pdf presents a tutorial on phaselocked loops from a control systems perspective. Mar 14, 2007 broadbased and handson, phase lock basics, second edition is both easy to understand and easy to customize. Phase locked loops are employed in frequency synthesizers. Phase locked loops, block diagram,working,operation,design. They are used for the generation of an output signal the frequency of which or that of a signal derived from it is synchronized or locked to that of a reference input. In its most basic configuration, a phaselocked loop compares the phase of a reference signal f ref to the phase of an adjustable feedback signal rf in f 0, as seen in figure 1. This article deals with fundamental dll design concepts. Objectives learn the basic concepts of operation of phase locked loops pll.
Phase locked loop pll its operation, characteristics. The phase detector pd, detects between the output and the input through feedback system voltage control oscillator vco adjusts the phase difference phase locked loop vit vot phase detector vco vo vi. With no signal present at the signal input, the vco is adjusted to its lowest frequency for phase comparator ii. The vco is an integral part of the phase locked loop. Range of input signal frequencies over which the loop remains locked once it has captured the input signal. The lock range usually increases with an increase in input voltage but falls with an increase in supply voltage. The alldigital pll design inherits the frequency response and stability characteristics of the analog prototype pll. Figure 2 the four frequency ranges that define a plls behavior. Broadbased and handson, phase lock basics, second edition is both easy to understand and easy to customize.
Figure 1 the basic structure of a phase locked loop. Phaselocked loop design fundamentals application note, rev. Fractionalinteger n pll basics edited by curtis barrett wireless communication business unit abstract phase locked loop pll is a fundamental part of radio, wireless and telecommunication technology. Measure the gain of a voltagecontrolled oscillator. Unlimited viewing of the articlechapter pdf and any associated supplements and figures. Gs the loop is considered locked when the phase and frequency of the feedback. This is a phase locked loop in its most basic form. A phaselocked loop is a feedback system combining a voltage controlled oscillator vco and a phase comparator so connected that the oscillator maintains a constant phase angle relative to a reference signal. The filter extracts the dc component of the mixer output for the vco to use as a control voltage. Removal of the programmable counter produces unity gain in the feedback path n 1.
Phase refers to the relative phase difference between an input signal and the loops internal oscillator. What is phase locked loop pll pll is an electronic module circuit that locks the phase of the output to the input. The pll in the lock in locks the internal reference oscillator to this external reference, resulting in a reference sine wave at. A phase locked loop pll is a device in which a periodic signal is generated and its phase is locked to the phase of an incoming signal. The phase detector is a key element of a phase locked loop and many other circuits.
First time, every time practical tips for phase locked loop. Phase locked loop design fundamentals application note, rev. Note that the pll lock range for this type of phase comparator is equal to the capture range, independent of the lpf. Phaselocked loops, being the most commonly used form of clock generation used in. When used with matlab simulation software, the book becomes a virtual laboratory for working professionals who want to improve their understanding of the design process and apply it to the demands of specific situations. Phaselocked loops can be used, for example, to generate stable output high frequency signals from a fixed lowfrequency signal. It consists of a voltage controlled oscillator vco, a phase detector and usually some type of low pass filter. This also means the frequencies of the two signals are the same, otherwise the phase difference would change. Basic pll system pll is a feedback system that detects the phase error and then adjusts the phase of the output. Nov 16, 2007 broadbased and handson, phase lock basics, second edition is both easy to understand and easy to customize.
A carrier with fm can be demodulated with a phase locked loop. Bring a proto board, parts, and lab card this week. Phase locked loop pll working let us consider the free running frequency to be fr. Phase detector 2, if quadrature lock is desired, when detector 1 is used in the main loop, detector can also be used to indicate whether the main loop is in lock or out of lock. The phase detector acts as a mixer, generating products at the sum and difference frequencies of its inputs. A phase locked loop pll generates an ac signal whose phase is locked to the phase of an incoming signal. The authors present the topology shown in figure 1 as a delay lock discrimi.
Phase locked loops are used for the demodulation of frequencymodulatedsignals, forfrequencysynthesis, andforotherapplications. In some applications, dlls are necessary or preferable over phase locked loops plls, with their advantages including lower sensitivity to supply noise and lower phase noise. Applications include generating a clean, tunable, and stable reference lo frequency, a process referred to as frequency synthesis. Figure 6 shows typical waveforms for a cd4046b employing phase comparator ii in a locked condition. Vco will lock onto the crystal oscillator frequency. The phase detector, filter, and vcovcm compose the feed forward path with the feedback path containing the programmable divider. Type order phaselocked loop design fundamentals application note, rev. Pdf presents a tutorial on phase locked loops from a control systems perspective. Locked means that the oscillators phase maintains a constant relationship of that of the input signal. First time, every time practical tips for phase locked. Phase locked loops, being the most commonly used form of clock generation used in.
Only part of the vco output need be sent to the phase detector. The capture range of pll is given as fc flock2 103c212. The phase detector compares the output of the vco to an incoming signal. The text can be used as a theoretical introduction for graduate students or, when used with matlab simulation software, the book becomes a virtual laboratory for working professionals who. Alternatively an exclusive or can be made from discrete components to give a wider.
Phase locked loops a pll is a truly mixedsignal circuit, involving the codesign of rf, digital, and analog building blocks. Phase locked loop, pll basics phase detector pll voltage controlled oscillator, vco. The most convenient variable is phase, and not frequency, in the linear model. While the discussion emphasizes phase locked synthesizers, direct and digital synthesizers are covered as well. Phase locked loops are closedloop feedback systems consisting of both analog and digital components including a voltage controlled oscillator. The phase locked loop pll is a loop device figure 3. Therefore it is useful to derive a linear model by assuming the system is close to lock, or in lock.
Figure 1 contains a block diagram of a basic pll frequency multiplier. A phase locked loop consists of a phase detector and a voltage controlled oscillator. As a result, the output frequency is then equa l to that of the input. Frequency lock detector sample pfd gofaster signal with rising refclk sample pfd goslower signal with rising fbclk if either sampled signal is true, then pfd detected two consecutive refclk. An external reference signal in this case, the reference square wave is provided to the lockin. A nonlinear negative feedback loop that locks the phase of a vco to a reference signal. He engaged in basic phaselock reseai in circuit design, in debugging of pha lock hardware, and in the teaching phaselock. Phase locked loop operating principle and applications.
Integrating both sides in sdomain the vco transfer function becomes. The basic blocks of the pll are the error detector composed of a phase frequency detector and. Analog psd we mentioned earlier that the implementation of a psd is. Being digital in format it can often fit into a phase locked loop with ease as many of the circuits associated with the phase locked loop may already be in a digital format. Phase lock loops plls have become invaluable circuits in electronic circuits, in everything from frequencymodulated fm radio tuners to highperformance microwave frequency synthesizers. Refclk phase modulation analyze pll feedback in frequencydomain phase is state variable, not frequency s is the reference modulation frequency, not reference oscillation frequency assumes continuoustime not sampled behavior hs. Lecturer in electrical engineering santa clara university the institute of electrical and electronics engineers, inc. The output v 1 of the in ternal ampli er is in ternally connected to one t w o inputs of the phase detector on the c hip.
1451 753 799 789 553 805 80 142 671 1110 723 751 117 1722 582 336 295 1175 920 1018 238 276 268 605 1486 529 1552 955 460 892